Abstract-A resource efficient with low computational overheads SVPWM algorithm for three phase voltage source inverter which is used to supply variable voltage and variable frequency to three phase AC drives is proposed in this paper. Because of its advantages like lower switching losses, higher dcbus utilization SVPWM scheme becomes the preferred PWM technique for various three-phase power converter applications. Conventional SVPWM algorithm involves complex mathematics and requires more hardware resources to implement and takes more time for its execution. The Field Programmable Gate Arrays (FPGAs) offer high computational ability and flexibility due to their parallel execution and reconfigurable hardware. Hence the scheme suggests the implementation of a resource efficient algorithm with low computational overheads for SVPWM generation using FPGA and obtains higher sampling rates with minimal use of hardware resources. Resource utilization of proposed algorithm obtained is 4% for XILINX XC3S500E processor operating at 50 MHz. The output fundamental frequency can be adjusted from 0.1Hz to 1500Hz and PWM switching frequency can be set from 200 to 50 KHz. The adjustable delay time logic for PWM gating signals is also implemented. The proposed algorithm is tested for 3-phase induction motor with VSI and the experimented results are validated.
INTRODUCTION
Variable voltage and frequency supply for ac drive is invariably obtained from three-phase Voltage Source Inverter. A number of PWM techniques have been presented to obtain variable voltage and variable frequency supply [4] . Space Vector Pulsewidth Modulation has become one of the most important PWM method for three-phase voltage source inverters [5] . It has an advantages over carrier-based sine tringle pwm such as higher dc bus utilization, lower switching losses and less harmonic distortions [14] .
In order to implement SVPWM algorithm DSPs are widely used but the execution of SVPWM algorithm in less number of machine cycles is need of many applications which can not be satisfied with conventioanl DSPs because M. S. Sutaone is with Department of Electronics and Communication of College of Engineering, Pune-411005, MH, INDIA (91-020-25507141; fax: 91-020-25507299; e-mail: mssutaone@ extc.coep.org.in) B. N. Choudhari is with Department of Electrical Engineering of College of Engineering, Pune-411005, MH, INDIA (91-020-25507112; fax: 91-020-25507299; e-mail: bnc.elec@ coep.ac.in) they executes instructions sequentially and thus requires more time to compute. Whereas, field programmable gate array (FPGA) performs the entire procedures with concurrent operation by using its reconfigurable hardware and parallel processing. Employing FPGA to realize PWM strategies provides advantages such as rapid prototyping, simple hardware and software design, higher switching frequency and reduction of computational overheads [5] . Computational Complexity and resource utiliazation of conventional SVPWM algorithm increases thus the execution time with number of levels of converter [2] .
In this paper, a resource efficient SVPWM algorithm is proposed which reduces computational overheads and solves the problem of high sampling time in real time applications. The proposed algorithm uses only adders, subtractors, comparators, shifters,etc to be implemeted using FPGA's and takes less number of resources and execution time than conventional algorithm. Finally, experimental results from an inverter prototype are presented to confirm the validity and performance of the designed SVPWM algorithm. Fig.1 shows the open loop control scheme for three phase induction motor which is used for testing and validation of algorithm. This paper is organized as follows. Section II introduces conventional SVPWM algorithm and mathematics involved in it. Section III discusses simplified SVPWM algorithm. Section IV describes FPGA implementation of proposed simplified SVPWM algorithm and experimental results. Finally conclusion is in Section V. The relationship is expressed as 1
Where
The transformation is equivalent to an orthogonal projection of a-b-c reference frame onto two dimensional perpendiculars to the equivalent d-q plane in a three dimensional co-ordinate system. As a result six nonzero and two zero vectors are obtained. The six non zero vectors are shape to hexagonal as shown in fig. 3(a) . The angle between any two non zero adjacent vectors is 60°. The objective of SVPWM is to approximate reference voltage vector V ref using eight switching pattern. Therefore, space vector PWM can be implemented by following three steps:
• The switching time duration T1, T2 and T0 for a perticular sector can be calculated from following equations .
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. sin 3 1 cos 3 1 (6) The switching time of each switching devices (S1~ S6) per sector is given as per table I From the above equations and fig 3 (a) and (b), the sector identification criterion of conventional algorithm involves floating point operations as to get angle that requires calculating inverse tan function. Because of sine function and square root values involved in computation switching time duration i.e. T1, T2 and T0, implementation of conventional algorithm using digital processor becomes difficult. In context with FPGA implementation the floating point operations and trigonometric functions increases resource utilization thus execution time. Attempt to be made to simplify mathematical equations which require only addition, subtraction, shifting, etc. to implement the SVPWM algorithm for three phase VSI.
III. SIMPLIFIED ALGORITHM
The conventional SVPWM algorithm includes d-q transformation of three input voltages V an , V bn and V cn as given by equation (4) For a symmetric space vector PWM, the output voltage i.e. X d and X q can be in any of the sector 1 to sector 6 is given by the equation
Eq. (11) shows that every PWM period, the output voltages are approximated as (T z /V dc) by switching between the two non zero basic vectors that border the sector of the current output voltages. The sum of T and T should be less than or equal toT PWM and rest of period the switching time should be T . The M is called as decomposition matrix, given as
Applying equation (10) 
If Vdc is normalized with √3 per unit, and Tz is set to √3 per unit, the four coefficients in eq. (12) will alter their values according to the sector 'n'. If reference vector is located in sector I, then 'n'=1, then M 1, M 1/2, M 0 and M 1. The coefficients of decomposition matrix according to sector is given in Table II   TABLE II 
So from eq. (11) the switching times are calculated as The architecture mainly consists of five major blocks
3-2 Transformation Module:
Values of three phase voltages i.e. V a , V b , V c is input to this block. This module transforms three phase voltage reference frame to two phase voltage reference frame using equations (10). To implement in FPGA the resources requires are only adders, and subtractors.
Sector determination module:
The input to this module is X d and X q values generated by three to two phase transformation module. This module checks three conditions as explained earlier and the corresponding sectors get determined as per the rules explained earlier.
Result of condition X d >0 is stored in 1 bit variable as C1.
Result of condition X q >0 is stored in 1 bit variable as C2 And result of condition |X d |>|X q /2| is stored as C3. These variables are appended to form a three bit array named as sect. The array sect = {C1, C2, C3}. The sector can be determined from the value of sect according to following table: Each PWM channel switches twice per PWM period except when duty cycle is 0 or 100% 2.
There is fixed switching order among the three PWM channels for each sector According to figure 5 (a) and 5 (b) the values of different PWM outputs are changes only for the states S2, S3, S5, and S6 out of which the pattern of S2 and S6 are always same as well the pattern of S3 and S5 are always same, Hence 3 bit array (S2ar and S3ar) is created each for S2 (same for S6) and S3 (same for S5) respectively. Values are assigned to these arrays based on sector of V ref according to table IV.   TABLE IV The value of switching time T z is kept equal to V dc for normalization.
A counter is set to 0 at the beginning of each switching period which counts up to T z . The time step to this counter is adjustable. Larger time step means smaller frequency and vice versa. Thus the PWM frequency can be adjusted by adjusting the time step. For C < T 0 /4, PWMA, PWMB and PWMC are off. (Refer S1 state of fig.5 ). Then for T 0 /4 ≤ C < T n '/2, the PWMA, PWMB and PWMC are assigned values of S2ar which are sector dependent (state S2 of Fig.5 ). For state S3, the values of PWMA, PWMB and PWMC are assigned as given by S3ar.
This procedure is continued till the counter reaches Tz. Thus PWM signals for one switching period are generated. Now the counter is set to zero and again same procedure is repeated for new values of V ref Thus symmetrical PWM signals are continuously generated. The table shows the comparison of resource utilization for conventional SVPWM and simplified SVPWM algorithm implemented using Xilinx Spartan 3 FPGA (XC3S500E) operating at 50MHz. 
5) Dead time generation module
In ideal conditions, the gating signals to the power switches of same phase leg of the PWM inverter should be complementary. However, the turn-off time of a power switch is usually longer than its turn-on time. So, if the switching is carried out simultaneously, the device turns on quickly as compared to other device which is supposed to be turned off. This can cause short circuit due to both switches of the same leg being on at the same time. This can damage the switches as well as coil of motor. So this condition must be avoided. It is done by delaying the switching on of a device than switching off of its complementary device. An appropriate delay time must be inserted between these two gating signals. The length of this delay time is usually about 1.5 to 2 times the maximum turn-off time. The following diagram shows how the dead-time is inserted between two PWM signals of the same leg. Dead time generation module is the part of the symmetric PWM generation algorithm. (6) is implemented in the algorithm. As seen from the figure, the switching on of upper switches of VSI is delayed by dead time value which is configurable. The switching off of lower switches of VSI is delayed by dead time value. Thus short circuiting is prevented.
V. EXPRIMENTAL VERIFICATION OF ALGORITHM
The scheme implemented for testing of the algorithm is as shown in figure (1) . Figure (7) shows experimental setup. The DAQ card from National Instruments is used for generation of three 120 degree phase shifted variable frequency sine waves as V a , V b and V c interfaced with Lab VIEW software. These voltage waveforms are given to SPI based 12-bit ADC MCP3204. It is set to scan three channels continuously. The ADC continuously samples the three sine wave inputs by its minimum sampling time and digital values are continuously accepted by FPGA. Thus FPGA gets the values of V a , V b and V c i.e. after calculation V ref for SVPWM generation.
The SVPWM generation algorithm is executed in FPGA. It produces six PWM signals output. The PWM signals from FPGA act as switching signals for IGBT's of VSI. In place of motor, star connected resistive-inductive load is used. The output of VSI is given to this resistive load. To filter the load voltage, low pass RC filters are used. To observe the outputs, Tektronix DSO with 4 input channels is used which has waveform storage function. After testing on R-L load, the algorithm is tested on three phase induction motor. The result matches those of the simulated R-L load.
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